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[57] ABSTRACT 
A system for identification and quantification of elec-
trochemically active compounds in a flow stream in-
volves stepping the electrode potential in a detector 
rapidly through the range of interest with a square 
wave superimposed on a staircase signal and recording 
the current response as functions of step number and 
sweep number, i.e., as functions of voltage and time. 
From the recorded data, a three-dimensional graph 
(potential, time and current) is structured and from 
which identification and quantification of the electro-
chemically active compounds is effected with minimum 
expenditure of time. The system includes a potentiostat 
controlled by a computer with, however, independent 
logic control contained in the potentiostat. Provision is 
also made to compensate automatically for variations in 
resistance between the cell electrodes. 
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RAPID-SWEEP ELECTROCHEMICAL DETECTOR 
FOR CHEMICAL ANALYSIS OF FLOW STREAMS 
BACKGROUND OF THE INVENTION 
It is well known that overlapping chromatographic 
peaks or other overlapped data obtained from operation 
of a differential migration apparatus used to analyze a 
substance whose composition is to be determined pro-
vides serious problems. Representative prior art relating 
to the subject matter to which the present invention 
relates is as follows: 
4,227,988 
4,343,767 
4,333,242 
4,367,041 
Galwey et al. 
Long et al. 
Harris et al. 
Webb, Jr. et al. 
October 14, 1980 
August 10, 1982 
October 12, 1982 
January 4, 1983 
"smart" potentiostat with considerable logic capability, 
but not including a microprocessor. In addition, a bit-
mapped graphics terminal, including a second proces-
sor, is used for display. Once an experiment is started 
5 with a system of this invention, the computer has only 
to supply the potentiostat with the next potential value, 
accept the current value from the potentiostat, and send 
the latest value of the cell current to the disc controller 
and graphics terminal. The result is an instrument that 
10 can operate with a square-wave of up to 500 Hz until 
over 125,000 points have been taken. 
For rapid pulse-type experiments and solutions of 
high resistance, such as are often encountered in HPLC, 
a means of IR compensation is essential. The present 
15 invention provides a mechanism whereby the cell resis-
tance can be calculated and compensated automatically. 
BRIEF DESCRIPTION OF THE DRAWING 
FIGURES 
BRIEF SUMMARY OF THE INVENTION 20 FIG. I is a block diagram ofa typical system accord-
The system according to the present invention is ing to this invention; 
directed to a novel potentiostat which requires a micro- FIG. 2 is a simplified circuit diagram of the potentio-
processor for control. No user controls are available at stat of this invention; 
the potentiostat so that all parameters thereof are con- FIG. 3 is a waveform diagram illustrating one of the 
trolled by the processor including cell voltage genera- 25 waveforms used with the invention; 
tion, current to voltage converter scale factor, positive FIG. 4 is a three-dimensional graph illustrating raw 
feedback for IR compensation, timing and operating data collected by the invention; 
modes. In addition, the microprocessor can zero the FIGS. 5-10 are diagrams expanding upon the system 
galvanostat, determine the uncompensated cell resis- illustrated generally in FIG. 2. 
tance and control the electrode stand. In spite of the 30 FIG. 11 is a timing diagram. 
close relationship between the microprocessor and the 
potentiostat, no time critical operations are required of DETAILED DESCRIPTION OF THE 
the processor during data acquisition for pulse polarog- INVENTION 
raphy. Thus, the microprocessor can do such tasks as FIG. t illustrates an embodiment of the invention 
saving data files on disc or driving a graphics display 35 associated with a high pressure liquid chromatography 
during data acquisition. apparatus. The electrochemical detector system of this 
The purpose of the invention is to obtain voltammo- invention comprises the potentiostat indicated generally 
grams, with high sensitivity, from a flow stream such as by the reference character 10 and associated computer 
an HPLC, flow injection analysis, or ion chromatogra- th el fl 1 · di ted 
phy. A detector suitable for these applications must be 40 12 and e ectrode stand and ow eel m ·ca gen-
able to acquire voltammograms at a high repetition rate erally by the reference character 14. The computer 
and with enough points so that the eluted samples are system consists of a ZBOA processor with sixty-four 
adequately defmed on both the potential and time axes. K-bytes of RAM and dual 5.25-inch floppy disc drives 
The large volume of data generated at high repetition 16· The graphics terminal 18 also includes a Z80A pro-
rates must be stored so that the data can be retrieved 4S cessor with sixty-four K-bytes of RAM and the graph· 
and analyzed numerically and suitable graphic figures ics are bit-mapped with six hundred forty points hori-
generated after the run. A visual display of the data zontally and four hundred and eighty-one· points verti· 
during the experiment enables the operator to monitor cally. Any alpha numerics or graphics can be dumped 
performance of both the detector and the flow stream. from the graphics terminal to the IDS Prism 80 dot-
The primary mode of operation is square-wave vol- so matrix printer 20. The instrument-control and data· 
tammetry. However, other modes of operation, such a acquisition programs are written in assembly language 
staircase voltammetry, and DC amperometry may be while the data processing programs are written in 
indicated in some cases, and the instrument must be BASIC and FORTRAN IV. To complete the computer 
flexible enough to accomodate these alternate modes. system, a keyboard 22 is provided. 
The above requirements dictate a potentiostat con- SS The system of this invention as illustrated in FIG. 1 is 
trolled by a programmable computer with disc storage associated with chromatographic apparatus consisting 
and graphics capability. The fundamental questions in of the ~o~ile phase source 24, a suitable ~ulsel~ pump 
designing such an instrument have to do with the distri- 26, the lllJector 28 and the column 30 which dJSCharges 
bution of logic capability and the a..'!Signment of tasks to through the electrochemical cell 32 and ultimately to 
the various logic centers. If a single processor is re- 60 waste at 34. The electrode stand and cell 14 is a PARC 
quired to handle all of the timing, control, data acquisi- 310 and the cell 32 contains the usual working elec-
tion, data storage, and data display, it can do so only at trode, reference electrode and counter electrode. 
a relatively slow rate. It is possible to simplify this by FIG. 4 illustrates the type of data which may be 
limiting the amount of data to the size of the available gathered, stored, displayed and printed out by the in-
memory and by limiting the display to post-run. It is 65 vention. The three-dimensional chromatogram shown 
also possible to use a slaved microprocessor to handle illustrates the peaks associated with a mixture of various 
the timing, control and data acquisition. However, the nitrophenols. The peak 1 was produced by 2,6-dinitro-
approach used in this invention involves the use of a phenol (75 ng); the peak 2 was produced by an un-
3 
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known impurity; the peaks 3 were produced by 2,4-dini- While the application of the swept-potential electro-
trophenol (128 ng); the peaks 4 were produced by chemical detector is discussed here for HPLC in the 
paranitrophenol (150 ng) and 2,3-dinitrophenol (120 reductive mode, the detector is also well suited to oxi-
ng); the peak 5 was produced by metanitrophenol (150 dation mode detection using a wall-jet detector cell. 
ng); the peak 6 was produced by 2,5-dinitrophenol (98 5 The detector also finds wide application to flow-injec-
ng); the peaks 7 were produced by 3,4-dinitrophenol tion analysis and ion chromatography. 
(128 ng); the peaks 8 were produced by 2,4-dinitro- The basic diagram of the potentiostat 10 or digital 
orthocresol; and the peak 9 was produced by orthoni- polarograph is shown in FIG. 2. The flow cell 32 is 
trophenol (150 ng). For the chromatogram illustrated, illustrated and its working electrode is identified at 36, 
the detector was operated with a 30 Hz square wave IO the counterelectrode at 38 and the reference electrode 
(top of FIG. 3) of 50 millivolts amplitude on the stair- at 40. Before proceeding to a more detailed description 
case potential having 10 milivolts per step. The final of PIG. 2, it is well to note that the general arrangement 
waveform is shown in the bottom of FIG. 3. Voltammo- is such that the bus 160 between the computer 12 and 
grams were repeated every 2.5 seconds on a fresh mer- the potentiostat 10 (see FIG. 1) is in continuous operat-
cury drop and in FIG. 4, potentials from -0.18 to 15 ing connection with the devices 162, 164, 170, 174, 104, 
-0.66 volts versus Ag/ AgCl with times from 4.4 to and 100 only and is selectively in connection with the 
15.6 minutes after sample injections are shown. The devices 86, 138, 150, 132, and 54 through the multiplex-
peaks 4 represent two components which can be deter- ing/grounding device 104. The bus 105, then, may be 
mined individually on the basis of potential. At -0.18 termed an internal bus which may be grounded by the 
volts, the left-hand peak 4 represents pure 2,3-dinitro- 20 device 104 as indicated at 103. 
phenol while the other peak 4, at -0.66 volts, repre- The internal data bus 105 is shown in FIG. 10 and 
sents pure paranitrophenol. includes the data lines 501, 503, 505, and 507 which are 
FIG. 4 is an example of the output of the electro- output from the multiplexer 413 at the top and the data 
chemical detector for flow streams having the swept- lines 509, 511, 513, and 515 which are output from the 
potential input illustrated in FIG. 3. The primary ad- 25 other multiplexer 413. The internal data bus 105 is used 
vantage of the swept-potential detector is that an addi- to update the various DAC devices 138, 86, 150, and 
tional dimension of information is obtained. The current 132 and to select one of the input lines 217, 111, 53, 113, 
response as a function of potential can be used to help 135, and 102 of the analog multiplexer to allow such 
identify a component and to help resolve two compo- input to be digitized. The entire internal data bus 105 is 
nents not completely separated in the column. In addi- 30 applied to the cell voltage zero DAC 86 and to the IR 
tion, the potential for maximum current response is compensation DAC 138 as shown in FIG. 5. The entire 
crossed for all components within the potential range of internal data bus 105 is also applied to the integrating 
the sweep, thus decreasing the time required to optimize current offset or bucking DAC 150 and to the current 
an analytical procedure and allowing the determination scale factor DAC 132 as shown in FIG. 6. Also, the 
of multiple components in one chromatogram, each at 35 internal data bus lines 509, 511, 513, and 515 are applied 
its optimum potential. If, as in the present case, the data to the analog multiplexer 54 for the purpose above 
are stored in a computer file, chromatograms can be stated. 
displayed for any desired potential within the sweep The output from the potentiostat is from the latches 
range, or chromatograms for the summations between 162 and 164 but, as will be seen later, the data outputs 
desired potentials can be displayed. Thus this detector 40 back to the computer 12 over the bus 160 is under tim-
retains the selectivity of a differential-pulse detector ing control logic within the potentiostat 10. The inter-
and at the same time is general enough to detect true nal bus 105 is grounded during data acquisition (i.e., 
unknowns. during operation) and may be set for connection to the 
All parameters for the detector are selected from a active data bus 160 only during those periods of time 
menu displayed on the CRT of the terminal 18 and are 45 between data acquisition. This is an important feature of 
downloaded from the computer 12 to the potentiostat the invention because the accuracy of the analog signals 
10 in digital format. During an experiment, a three-di- being measured and output to the computer through the 
mensional plot of the data is displayed, as it is acquired, devices 162, 164 could otherwise be degraded by digital 
on the upper two-thirds of the CRT while the selected signals present on the bus 160. 
parameters are displayed on the lower third of the so Another important feature, detailed later, is the fact 
CRT. After the experiment, any desired voltammogram that the timing control signals to effect the required 
or chromatogram can be extracted from the data file, logic are generated by the potentiostat itself. These 
displayed on the CRT, and hard copies made on the timing signals are illustrated in part in FIG. 2 as being 
printer. applied over the conductor 182 to update the voltage 
The sensitivity and limit of detection depend on mul- 55 generating device 80 and as being applied over the 
tiple factors. Since the voltammetric peaks of the conductors 466 and 470 to control the data output to the 
mononitrophenols are much lower than the first peaks bus 160. 
of the dinitrophenols, the mononitrophenols have During operation, the operational amplifier 42 oper-
poorer sensitivities and limits of detection. Column ates as a voltage follower and for this purpose has its 
resolution and retention time have obvious effects on 60 non-inverting input connected through the switch 44 to 
peak heights. The data for FIG. 4 were taken with a the conductor 46 connected to the reference electrode 
locally packed column of low plate count. Flow rate is 40, the inverting input of the operational amplifier 42 
also important. Using the data for FIG. 4, the limit of being connected to its output. A shield 47 for the con-
detection for 2,6-dinitrophenol is estimated to be ductor 46 is connected to the output through the resis-
slightly below one nanogram. An earlier experiment, 65 tor 48. The output of the amplifier 42 provides the volt-
with a smaller amount injected and different instrument age output E at 50 which is connected through the 
settings, indicated a limit of detection of approximately conductor 52 to one channel 53 of the analog multi-
250 picograms. plexer indicated generally by the reference character 
5 
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54. The output at the operational amplifier 42 is also the system of this invention can indeed be programmed 
connected to an adding circuit indicated generally by to use this method. However, this invention uses an 
the reference character 60 and which includes the resis- alternate method in which a potential pulse is made to a 
tors 62, 64 and 66 to provide the summing point 68 for region where a Faradaic current will flow. The current 
the operational amplifier 70. Normally, this summing 5 and potential are measured at a set time after the poten-
point 68 is connected to the inverting input of the ampli- tial pulse and then the current is interrupted and the 
fier 70 through the switch 72 and its output is connected potential measured again. The cell resistance is calcu-
through the switch 74 and also the switch 76 to the lated by the computer 12 from these three measure-
conductor 78 connected to the counter electrode 38 of ments during a test and the DAC 138 is properly set, 
the cell 32. 10 through the internal bus 105 so that during subsequent 
The digital to analog converter (DAC) 80 is the cell data acquisition, the proper offset is made to the sum-
voltage generator and provides the requisite analog ming point 68. 
voltage output at 82 which is applied through the cali- At this point, it may be well to note that there are 
brating resistor 84 and the aforementioned resistors 64 various modes of operation of the potentiostat. As noted 
to the summing point 68, as shown. A further input to 15 earlier, during any data acquisition period, the internal 
the summing point 68 is from the digital to analog con- bus 105 is grounded or isolated from the sensitive ana-
verter 86 having an analog voltage output at 88 through log circuitry so as not to interfere with accuracy of 
the resistor 66 to the summing point for the purpose of measurements. The control logic circuitry (FIG. 8) 
cell voltage zeroing. conditions the potentiostat for the desired mode of op-
The analog current output of the cell 32 at the con- 20 eration, under command from the computer 12, during 
ductor 90 is normally connected through the switch 92 which various of the switches shown as mechanical 
to the inverting input of the current to voltage con- devices in FIG. 2 are set to the desired positions. Dur-
verter amplifier indicated generally by the reference ing these commands, the device 104 must connect the 
character 94. The operational amplifier 94 has three internal bus 105 to the bus 160 and greater detail will 
gain settings controlled by the switches 96 and 98 25 appear hereinafter from a description of FIGS. 8-10. 
which, in tum, are controlled through the latch 100 by The digital to analog converter 150 is provided to 
the bus 160, the appropriate signals being supplied prior achieve current offset at the integrator 126. For this 
to data acquistion. The analog current output at 106 is purpose, its output at the conductor 152 is connected 
applied, through the switch 108 to the scale factor cor- through the resistor 154 and the switch 124 to the sum-
rection network including operational amplifier 110, 30 ming point 156 of the integrator amplifier 126. 
over the conductor 112 to a channel of the multiplexer To complete the general description of the embodi-
54, and through the switch 114 to the inverting input of ment shown in FIG. 2, it should be noted that the two 
the operational amplifier 116. devices 162 and 164 are each an 8-bit latch whereas the 
The output at 118 of the amplifier 116 is connected previously mentioned device 104 is an 8-bit multiplexer 
normally to the switch 120 and the resistor 122 through 35 which is also operative to isolate the internal bus 105 as 
the switch 124 to the inverting input of the integrating shown in FIG. 10. The 8-bit DAC 138 and the 8-bit 
amplifier 126. The switch 124 is the enabling switch for DAC 86 respectively control IR compensation and 
the amplifier 126 and the switch 128 is the reset switch offset of the amplifiers 42 and 70. There are two 6-bit 
for this integrator. The output of the integrator at 130 is latches 170 and 172 and two 8-bit latches 174 and 176 to 
applied to another channel 102 of the multiplexer 54. 40 provide input to the 14-bit DAC 80. An internal timing 
The digital to analog converter 132 is used to set the signal at the line 178 controls the latch 170 whereas an 
gain of the amplifier 116 prior to data acquisition, the internal timing signal at the line 180 controls the latch 
gain being selectable in a binary sequence from 1 to 256, 174 and an internal timing signal at the line 182 controls 
with the selectable relative gain of the two amplifiers 94 the two latches 172 and 176 to provide an input to the 
and 116 being in a binary sequence from 1 to 16,384 45 DAC 80. An internal timing signal 183 controls the 
during which the absolute sensitivity ranges from 1.638 analog to digital converter 55 and an internal timing 
ma to 0.10 p.a per volt. These values are augmented by signal 185 controls the analog multiplexer 54. The 2-bit 
the gated integrator 126. latch device 100 controls the two switches 96 and 98 as 
The output of the amplifier 116 is connected over the indicated by the dashed lines and there are, in addition 
conductor 134 to another channel 135 of the multiplexer 50 to the switches already mentioned, the further switches 
54,asshown. 190,192,194, 196,198,200,202,204,206,208,210,212, 
It should be noted that the output of the scale factor 214, 216, and 218. It is to be noted that the switches 72, 
correction network is connected through the switches 74 and 190 are operated simultaneously as indicated by 
204, 206, or 136 to the input of the digital to analog the dashed lines, that the switches 44, 76 and 92 are 
converter 138 which selects a value of resistance be- 55 ganged together as noted by the dashed line and that the 
tween its input 140 and its output 142 which cotrols the switches 192, 194 and 196 are also ganged together as 
current applied to the summing point 68 as positive indicated by the dashed line. The switches 72, 74 and 
feedback in order to compensate for high internal resis- 190 are the current interrupt switches which are under 
tance within the cell 32. For rapid pulse-type experi- control of the computer 12. The switches 192, 194 and 
ments in solutions of high resistance, such as often en- 60 196 are standby and test switches. During the standby 
countered in HPLC, a means of IR compensation is mode, the two switches 192 and 194 connect together in 
essential and this adjustment or compensation should be a common· connector 220, the position shown in FIG. 2. 
done automatically by the system prior to data acquisi- In the test mode, the switch 192 connects the non-
tion. Therefore, the system of this invention requires the inverting input of the amplifier 42 to the conductor 222 
capability to measure the actual cell resistance and set 65 associated with the reference electrode of the dummy 
the IR compensation accordingly. A possible method is cell 224. At the same time, the switch 196 in the standby 
to use measurements of current versus time following a mode connects the input to the amplifier 94 to ground as 
potential pulse in a region with no Faradaic current and in the position shown and in the test mode it connects 
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the amplifier 94 to the working electrode conductor various conductors, it can be mentioned that the signal 
.228. In other words, the standby position of the switch at the conductor 258 controls testing of the integrating 
9.2 is as shown in FIG . .2 wherein the inverting input of operational amplifier U6; the signal at the conductor 
the amplifier 94 can either be connected to ground or to 260 enables the integrator amplifier 126 whereas the 
the output of the dummy cell .224 at the conductor .228. 5 signal at the conductor 262 resets the integrator; the 
During normal operation, however, the switch 9.2 is in signal at the conductor 268 sets its switch 20.2 for a first 
a position to connect the inverting input of the amplifier test sequence, whereas the signal at the conductor 270 
94 to the working electrode conductor 90 of the celJ 32. and the signal at the conductor 272 respectively set 
The operational amplifier 219 bas a gain of sixteen and their switches for subsequent tests in the series; the 
is used in test mode to obtain very sensitive measure- 10 signal at the conductor .274 sets the switch 108 to the 
ments of various portions of the potentiostat in order to normally cJosed position when the test sequence is over; 
allow proper setting of the various devices 86, 138, and and the signals at the various conductors .276, 278, 280 
150. For convenience, the remaining channels to the and 282 are used to set IR compensation. 
device 54 are designated 82, Ill and 113. In FIG. 7, three further conductors for controlJing 
Referring at this time more particularly to FIG. 5 15 the switches .210, 212, .214 and 216 are illustrated respec-
wherein a portion of the circuit of FIG. 2 is shown and tively by the reference characters 406, 408, 410 and 4U 
expanded upon, it will be appreciated that the internal and these signals respectively select various of the in-
data bus 105 is shown as a group of eight conductors. puts to the amplifier 219 for application to the device 
Likewise eight conductors represent the data bus 160. 54. Normally, the switch .216 is closed so as to zero the 
The previously mentioned signals at the lines 178, 180, 20 output of the amplifier 219. FIG. 7 additionally shows 
and 18.2 receive internally generated signals which are quad comparators 298 and 300 for providing limit sig-
applied to effect the requisite timing of the potentiostat. nals at the output conductors 414, 416, 418 and 420, the 
FIG. 5 also shows that the internally generated signal at purpose of which will be presently apparent. The volt-
the conductor 444 is utilized simultaneously to cJear all ages being compared are that at the conductor Ill, 
of the latches 170, 172, 174 and 176. The signal at the 25 which is the voltage of the cell, and the other voltage 
line 180 effects loading of the digital data into the regis- inputs at 422, 130, and 134 the origin of which will be 
ter 174 and this is the first operation in the timing se- presently apparent. 
quence described hereinafter whereas the signal at 178 In addition, FIG. 7 shows the potentiometer 424 
effects loading of the register 170, the second in the which is utilized to zero the sample and hold circuit of 
timing series. Thereafter, the signal at 182 loads the data 30 the device 54. Further, a conductor 426 is shown to 
from the register 170 and 174 respectively into 172 and receive an internally generated signal for controlling 
176 for access by the DAC 80. FIG. 5 also il1ustrates a the converter range switch 218. Device .. 433" is a po-
further conductor 254 which receives an internally tentiometer adjusted to calibrate the analog to digital 
generated signal to actuate the switch 74 as wen as the converter 55. Line "431" is the input and line "428" the 
two switches 72 and 190. 35 output of a unity gain noninverting amplifier in device 
In FIG. 6, additional internally generated signals are 55. 
present at 258, .260, 262, 268, 270, .272, 274, 276, .278, 280, The control logic circuitry of FIG. 8, the control and 
.282, and .284 for controlling various of the switches as status circuitry of FIG. 9, and the data bus and test 
will hereinafter be more particularly described. Fur- control circuitry of FIG. 10 generate the internal sig-
ther, the device 150 receives two signals at the conduc- 40 nals mentioned above. 
tors 290 and 40.2 and the device 13.2 receives signals of FIG. 10 illustrates the multiplexing/isolating device 
the same nature at the conductors 40.2 and .29.2 as herein- 104 (see FIG . .2) at the upper right-hand comer. This 
after more particularly described. circuitry incJudes two multiplexers 413 and a control 
FIG. 5 also shows internally generated signals at the gate 415 which is controlled by the signals at 458 and 
conductors 400 and 402 which are applied to the device 45 460. When the signals are present at 458 and 460, the 
86 to allow update of its control function for cell volt- multiplexers 413 permit the data from the data bus 160 
age zeroing. Similarly, the internal signals that the con- to produce the signals 501, 503, 505, 507, 509, 511, 513, 
ductors 40.2 and 404 control the update of the device and 515 of the internal data bus 105. When either one or 
138 for IR compensation. It will be understood that the both of the signals is absent at 458 and 460, the multi-
signal at the conductors 40.2 is that which controls writ- 50 plexers 413 are disabled so that the aforesaid signals are 
ing of the update into the two DAC devices 86 and 138, grounded as at 103. This effects the internal data bus 
whereas the signals at the conductors 404 control re- grounding so as to the minimize background noise 
spectively the selection of each device. Before proceed- within the analog portion of the potentiostat. 
ing to the origins of the various control signals, a brief Returning for a moment to FIG. 8, an internal crystal 
description of FIGS. 6 and 7 will be given. SS controlled clock (not shown) provides a four megahertz 
At the upper left hand comer of FIG. 6, the DAC signal to the input conductor C of the clock device 601 
device 150 produces its output at 15.2 applied to the which produces a one megahertz output signal at the 
summing point 156 as previously mentioned. The updat- conductor connected to the input conductors 436, 438 
ing of the device 150 is controlled by internally gener- and 440 of the type 8253 device 442. The three 16-bit 
ated signals applied to the conductors 290 and 40.2 to 60 timers in the device 44.2 provide time delays during 
vary the output in the conductor 152. Similarly, control square wave of cycles (see FIG. 3). Each counter is 
of the update to the DAC 13.2 is effected at the conduc- operated as a digital one shot with the count decre-
tors 29.2 and 40.2. In FIG. 6, further control signal con- mented by the device 601 when the channel is enabled. 
ductors carry signals for controlling some of the When the count reaches zero, the channel is disabled 
switches illustrated in FIG. 6 are indicated by the fol- 65 and the potentiostat hardware starts the next timer 
lowing reference characters: 258, 260, 262, 268, 270, channel. The first timer channel is output at the conduc-
.27.2, .274, 276, 278, 280, 28.2 and .284. Without yet going tor 603 when enabled at the conductor 605. The second 
into the details of the generation of the signals at the channel is output at the conductor 607 and the third 
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channel is output at the conductor 609. The enabling 
input for the second timer channel is at the conductor 
611 and the enabling input to the device 442 for the 
third timer channel is the output of the second timer 
channel as indicated at 607 prime. 
At this point, it would be well to identify the designa-
tions and functions of the various control signals ap-
pearing in FIG. 8 as follows: 
160' 
178 
180 
183 
185 
254 
260 
262 
290 
292 
400 
404 
430 
444 
448 
450 
452 
4S4 
45S 
456 
458 
460 
462 
464 
466 
468 
470 
484 
490 
492 
494 
496 
soo 
502 
502' 
S04 
504' 
508 
508' 
Line of Data Bus 
LDEHBL 
LDELBL 
ADC TRIG H 
LDCHNLL 
INTCURH 
INTEGENH 
INTEGRSTL 
CZR SELL 
GCRSELL 
VZRSELL 
RUSELL 
ST+RSTL 
!NIT L 
TMR SELL 
WRSTBL 
RDL 
Al 
RSTH 
AO 
A2 
WRH 
LDTSTL 
EXCMDL 
RDADCLBL 
LDADCDRH 
RDADCHBL 
CLRERRL 
STOPL 
CUR INTL 
CONVERTL 
STARTL 
ADCEOCL 
DATA AVAIL H 
RDRDYH 
DATAERRL 
WRRDYH 
LDCVCGRL 
WRL 
load high byte of DAC regitter 
load low byte of DAC regitter 
ADC trigger for data conversion 
load analog mux channel 
interrupt cell current 
integrate enable (high) 
integrate reset 
aelect current offtet regitter 
aelect gain control register 
select voltage zero DAC 
select IR compensation regitter 
start and restart low 
initialize low 
timer select low 
write strobe low 
read low 
address list 
reset high 
address list 
address list 
write (high) 
load test regitter low 
execute command low 
read ADC low byte 
load ADC data regitter high 
read ADC high byte 
clear error 
stop command 
current interrupt low 
ADC convert command 
start command 
ADC end of conversion low 
data available high 
read ready high 
data error low 
write ready high 
load compensation range control 
write (low) 
s 
258 
268 
270 
272 
274 
284 
406 
408 
410 
412 
432 
434 
TESTINTEGH 
IR TSTI L 
IR TST2 L 
IR TST3 L 
IRTSTOFFL 
TEST IAH 
ZT3L 
ZT2L 
ZTIL 
ZTOFFL 
UPDATEL 
data output lines of ADC 
test integrator 
IR test no. I 
IR test no. 2 
IR test no. 3 
IR test off 
test current amplifier 
zero test 3 low 
zero test 2 low 
zero test I low 
zero test off low 
update cell voltage low 
From the above, it will appear that the data acquired 
15 by the instrument is the in the form of 12-bit data (11 bits 
plus sign) which is converted into sign extended, 16-bit 
format by the instrument and transferred to the com-
puter in a low byte/high byte sequence. That is, as 
shown in FIG. 10, the two latches 162 and 164 receive 
20 data from the twelve lines 434, four of which are ap-
pJied to the latch 162 and eight of which are appJied to 
the latch 164. The control signal at 468 causes data to be 
transferred from the ADC 55 to latches 162 and 164. 
Then, the control signal at the conductor 466 causes the 
25 low byte information to be read from the latch 164 
whereas the control signal at the conductor 470 allows 
the high byte to be read from the latch 162 to the com-
puter over the data bus 160. Double buffering allows 
the ADC 55 to start a second conversion while data 30 from the first conversion is being transferred to the 
computer. However, both bytes from the first conver-
sion must be read by the computer prior to the end of 
the second conversion or data will be lost and the data 
error flag will be set in the potentiostat. 35 Any one of three methods can be used to transfer the 
data from the ADC 55 of the potentiostat to the com-
puter. These methods are poJled operation, input inter-
rupts or direct memory access (OMA) transfer. The 
40 method used is a trade off between overall system per-formance and software complexity. 
The timing sequence is also apparent from FIG. 8. 
At this time, the signals which do not appear above 45 
and which are designated in FIG. 9 are as follows: 
The three 16-bit counters in the Intel 8253 arc used to 
provide time delays during data acquisition cycles in 
either single or auto cyle operation. The timing se-
quence will be more readily apparent from the wave-
forms of FIG. 11. In referring to the timing diagram of 
276 
278 
280 
282 
414 
416 
418 
420 
426 
446 
472 
474 
476 
478 
480 
482 
486 
488 
488' 
511 
COFFL 
CR3L 
CR2L 
CRIL 
INTEG LIM L 
CURLIML 
VOLTLIML 
COMPLIML 
20V SELH 
BINITL 
DISLODGEL 
DISPENSE L 
PURGE ON L 
PURGEOFFL 
STIR ON L 
STIR OFF L 
STBYL 
TESTL 
DA FLO L 
signals to and 
from PARC 310 
IR compensation off low 
IR compensation range 3 
IR compensation range 2 
IR compensation range I 
integration limit low 
current limit low 
voltage limit low 
compensation limit low 
aelect 20V ADC range 
buffered initialize 
dislodge old drop 
dispense 'new' drop 
purge on 
purge off 
stir on 
stir off 
standby mode 
test mode 
data available nag 
The following signals, not listed above, appear in FIG. 
10 as follows: 
FIG. 11, a cycle is initiated with a start command at 
time TO. The start command updates the output regis-
so ters 172and176 with data loaded into the holding regis-
ters 170 and 174 and the timer channel 603 (FIG. 8) is 
started. The timer channel 603 determines the preintc-
gration delay interval (fO to Tl) allowing the capaci-
tive cell current to decay before integration starts. At 
ss time Tl, the first timer times out which starts the second 
timer channel 607 and enables the cell current integra-
tion. The timer channel 607 determines the integration 
period Tl to Tl. When the timer times out at time Tl, 
the third timer channel 609 is started and an ADC con-
60 version trigger is generated by the oneshot 499 in FIG. 
8 at the conductor 183. The third timer channel deter-
mines the post integration delay (Tl to TO prime) which 
must be of about 30 microseconds duration. If auto 
cycle mode is selected, a new conversion cycle is 
65 started (including DAC updating) when timer channel 
609 times out at TO'. If single cycle mode is seleeted, 
a new start command must be issued to initiate the next 
conversion cycle. 
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The potentiostat has three operating modes, suring and control instrument without control input 
STANDBY, TEST, and OPERATE, which are se- from said computer means after initialization. 
lected by commands with the same names. The 5. A data acquisition system as defined in claim 4 
STANDBY mode is selected by default at power up or wherein said meauring and control instrument further 
when a reset command is issued. In the STANDBY 5 includes an electrochemical detector having an electro-
mode, the cell electrodes are disconnected through the chemical cell. 
switches previously described and the galvanostat cir- 6. A data acquisition system as defined in claim 1 
cuit is closed by the relays 810 and BU shown in FIG. wherein said measuring and control instrument further 
9. The relay 810 controls the switches 44, 76 and 92 in includes an electrochemical detector having an electro-
FIG. 2 whereas a relay 8ll controls the switches 192, chemical cell. 
194 and 196. The additional relays 814 and 816 respec- lO 7. A data acquisition system as defmed in claim 6 
tively control the switches 96 and 98. The front panel of wherein said digital-to-analog converter means controls 
voltage level to said electrochemical cell. 
the instrument contains a number of light emitting di- 8. A data acquisition system as defined in claim 7 
odes indicated generally by the reference characters wherein said analog circuit means include means for 
818, 820 and 822 in FIG. 9. FIG. 9 also shows a group 15 effecting IR compensation. 
of contacts 511 which are connected to the PARC and 9. A data acquisition system comprising computer 
the status connections to certain of the conductors of means and a measuring and control instrument, said 
the data bus 160. . . . instrument including analog circuit means for measur-
A number of features of the mvention are behc;ved to ing at least one variable analog function with high sensi-
be particularly unique. For example, the automatic mea- 0 tivity, logic means for controlling the measuring and surement and adjustment of the DC current and the IR 2 control instrument, and an internal data bus as an input 
compensation is particularly valuable. Because of the to said analog circuit means; an active data bus con-
technique of IR compensation, it is not necessary to nected to said computer means; input means for sequen-
select a potential at which the cell current is expected to tially connecting said active data bus as an input to said 
be non-existent, but, rather the compensation technique internal data bus and for grounding said internal data 
is carried out in the presence of cell current. The rapid- 25 bus for a time sufficient to allow measurement with high 
ity of data collection is of particular significance. Be- :iensiti_vity; ~d output means ~or repe~~ously convert-
cause of the logic functions carried out in the potentio- mg satd v~ble ~~g. function to digi~ fo~t and 
stat itself, the computer is released of substantial mem- for connectmg satd digital format to satd active data 
ory utilization and overhead time for performing these bus. . . . . . 
various functions and this, in tum, leads to the capabil- 30 . 10. ~ data a09wsit.ion system as defmed m claim. 9 
ity for allowing a display while the apparatus is actually mcludmg graphics di~playa. m~ ~~ected to satd 
collecting data, i.e., a real time display. A further very comp~ter mc:ans for displaymg said digital format on a 
. fi f h . . . th . 1 . fth real time basis. ~portant eature o t e mventi~n is e i5? ation o e 11. A data acquisition system as defmed in claim 9 
mternal ~a~ bus of the p<>tentiostat. TI_iis allow~ the wherein said logic means controls the rate at which said 
very sensitive analog devices to opc;:rate m an envir~n- 35 digital format is output to said active data bus whereby 
ment of very ~~w. backgro~d noise and greatly m- the computer means is relieved of the burden of neces-
cre~es the sen~it1vity of the mstrument and accuracy of sary capacity for so doing. 
the mterp.retat1on of the data collected. 12. A data acquisition system as defmed in claim 9 
We claim: . . . . . including an internal data bus connected to said analog 
1. A data acqwsit~on system comp~smg compu~r 40 circuit means for conditioning said analog crrcmt 
means and a measurmg and control mstrument, satd means, and means controlled by said logic means for 
instrument including analog circuit means for measur- causing isolating and grounding of said internal data bus 
ing at least one variable analog function with high sensi- at least during times in which analog measurement is 
tivity, an internal data bus, digital-to-analog converter taking place so that analog measurement is not de-
means connected to said analog circuit means and fed 45 graded by digital background noise which would other-by said internal data bus for changing the condition of wise be present. 
said analog circuit means in accord with digital input to 13. A data acquisition system as defined in claim 12 
said digital-to-analog converter means, analog-to-digital wherein said analog circuit means is effective to detect 
converter means connected to said analog circuit means Fai:adaic current in a flow stream which has been differ-
for converting the variable analog function being mea- entially eluted. . . . . . 
sured to digital format, an active data bus connected 50 . 14. ~ da~ .acqwsit1on system as defmed m claim ll 
with said analog-to-digital converter means for periodi- mclu~~g digital to analog conve~r means ~ected 
cally acquiring data therefrom corresponding to the to. said mte~ d~ta bus for <:hanging the '?°ndi~ion .of 
measured analog function, and means interfaced be- satd .analog circwt mc:ans! satd .mc;ans for isolating m-
tween said active data bus and said internal data bus for cludmg m~ for activating satd mternal data bus be-
sequentially applying digital input from said computer 55 !ween pen~s. of anal~g measur~en~ to allow chang-
. . . mg the condition of satd analog circwt means. 
means t.o satd ~1gital-to-analog converter means and !or 15. A data acquisition system as defmed in claim 14 
groundmg the mt~rnal bus. to allow the anal?~ func~on wherein said analog circuit means is effective to detect 
to be measured wi~h.o_ut bemg degraded by di~tal n.mse. Faradaic current in a flow stream which has been differ-
. 2. ~ data acq_u1siti?n system as defmed m claim . 1 entially eluted. 
mcludmg graphics d~play . me~s C?~ected to satd 60 16. A data acquisition system as defined in claim U 
comp.uter mc:ans for d1splaymg satd digital format on a including graphics display means connected to said 
real time basis. computer means for displaying said digital format on a 
3. A data acquisition system as defined in claim 1 real time basis. 
wherein said analog circuit means is effective to detect 17. A data acquisition system as defmed in claim 16 
Faradaic current in a flow stream which has been differ- 65 wherein said analog circuit means is effective to detect 
entially eluted. Faradaic current in a flow stream which has been differ-
4. A data acquisition system as defined in claim 1 entially eluted. 
further including logic means for controlling said mea- • • • • • 
